In the present paper, some novel opportunities for the development of highefficient Si and III-V-based solar cells are considered: energy-saving environment friendly low-temperature technology of forming p-n junctions in Si (1), elaboration of structurally perfect GaAs/Ge/Si epitaxial substrates (2) and application of protective antireflecting coatings based on cubic zirconia (3). As a result: 1) New technique of forming p-n junctions in silicon has been elaborated. The technique provided easy and comparatively cheap process of production of semiconductor devices such as solar cells. The essence of the technique under the study is comprised in formation p-n junctions in silicon by a change of conductivity in the bulk of the sample occurring as a result of redistribution of the impurities, which already exists in the sample before its processing by ions. It differs from the techniques of diffusion and ion doping where change of conductivity and formation of p-n junction in the sample occur as a result of introduction of atoms of the other dopants from the outside; 2) The conditions for synthesis of GaAs/Ge/Si epitaxial substrates with a thin (200 nm) Ge buffer layer featured with (1 − 2) × 10 5 cm −2 density of the threading dislocation in the GaAs layer. 
change of conductivity in the bulk of the sample occurring as a result of redistribution of the impurities, which already exists in the sample before its processing by ions. It differs from the techniques of diffusion and ion doping where change of conductivity and formation of p-n junction in the sample occur as a result of introduction of atoms of the other dopants from the outside; 2) The conditions for synthesis of GaAs/Ge/Si epitaxial substrates with a thin (200 nm) Ge buffer layer featured with (1 − 2) × 10 5 cm −2 density of the threading dislocation in the GaAs layer. Ge buffer was obtained by chemical vapor deposition with a hot wire and GaAs layer of 1 µm thick was grown by the metal organic chemical vapor deposition. Root mean square surface roughness of GaAs layers of the less than 1 nm and good photoluminescence properties along with their high uniformity were obtained; 3) The conditions ensuring the synthesis of uniform functional (buffer, insulating and protective) fianite layers on Si and GaAs substrates by means of magnetron and electron-beam sputtering have been determined. Fianite films have been
Introduction
The development of competitive solar cells (SCs) based on Si and III-V compounds require an improvement of its operational characteristics at simultaneous decrease of the net cost. Currently, average efficiency of SCs based on single crystal silicon approaches to 16%. Novel low-temperature technique of p-n junctions formation discussed in the present study allows to reduce the net cost of
Si-based SCs and to apply an environment-friendly route of its production. The technique is based on new effect of low-temperature redistribution of admixtures in the semiconductor at irradiation by non-doping low-energy ions.
The highest efficiency (up to 44%) has been achieved in 3-cascade SCs based on InGaP/GaAs/Ge heterostructures matched by the crystal lattice constant at solar radiation intensities of several hundred suns. Because of higher absorption of solar radiation due to direct optical transitions such high efficiencies can be gained at significantly lower thickness of the active region as compared to silicon. In principal, it is enough to have 5 -6 μm the layer thickness to gain not less than 20% efficiency, whereas in silicon SCs the thickness not lower than 50 -100 μm is necessary to maintain such efficiency range. This peculiarity opens prospects for the development of light-in-weight film-based SCs. Production of the SCs will require comparatively less initial material, especially, if instead of GaAs or Ge, silicon will be used as a substrate material. At the same time, silicon is an order of magnitude cheaper. In particular, such a replacement will allow actual decreasing the net cost of III-V-based SCs to the level of silicon ones at significant improvement of its operational characteristics. However, in order to ensure high operational parameters of the III-V SCs, it is necessary to obtain highquality GaAs layers with the threading dislocation density (TDD) on Si substrates not exceeding 10 6 cm −2 that, in turn, requires production of perfect buffer layers. Ge buffer layers are considered the most convenient for such application.
Usually, at a direct growth of Ge on Si, dislocation density in the epitaxial Ge layer approaches to 10 9 -10 10 cm −2 .
The use of GeSi gradient buffer layer of 10 μm thickness, in which the gradient increase of Ge ratio is 10% to 1 μm, has been shown to allow TDD 
Environment-Friendly Low-Temperature Technique of Formation of p-n Junctions in Silicon
A lot of modern technologies of semiconductor devices are based on formation of n-and p-regions in a semiconductor crystal and p-n junction at their border.
For this purpose semiconductors are subjected to doping. Conventional doping techniques (diffusion, ion implantation, and irradiation) have their own common drawbacks: 1) high temperatures, usually more than 1100˚C for the diffusion doping and about 1000˚C for annealing of the radiation defects following ion and irradiation doping; 2) contamination of the crystal by undesirable impurities frequently occurs; 3) almost all dopants are poisonous and pollute the
There is also an alternative route of p-n junction formation. The route employs a redistribution of donor and acceptor admixtures in a semiconductor (these admixtures always co-exist in real crystals) to form the areas of different conductivity. However, the problem associated with implementation of such an approach is so far under consideration. Herewith, this problem was for the first time solved in our studies [3] [4] . In these studies such redistribution in Si crystal has been observed at irradiation by ions (for example Ar + ) of low energy (1 ÷ 50 keV) at low temperatures (<60˚C) to form an inverted p-n junction (Figure 1(a) and Figure 1(b) ), those, which by its characteristics is similar to a conventional diffusion p-n junction (Figure 1(c) ) [3] [4].
In our studies [5] a model of this phenomenon has been suggested. The observed effect of both formation and propagation of n-type regions in the irradiated boron-doped p-Si provided an evidence of domination of a powerful selfinterstitial flux, which is directed from the very thin defected layer into the sample bulk and causes the displacement of boron into an interstitial position. Generation of thermal donors also influences this process. According to the model [5] the formation of n-type region in Ar-irradiated samples of p-Si is caused by the boron acceptor loss due to self-interstitials produced at the front the surface of Si sample by Ar flux. The mechanism of acceptor loss probably involves reaction of boron atoms with self-interstitials (a kick-out reaction).
Model profiles of the Si interstitials (Si I ), boron (B S ) and phosphorus (P S ) substitution atoms at the successive stages of the process of Ar ions irradiation are shown in Figure 2 (a). The suggested model and kick-out mechanism of the process [5] were found to be in agreement with the experimental data obtained (Figure 2(b) ).
Later, the opportunity of formation of p-n junctions in Si by means of lowenergy irradiation by Ar+ ions at low temperatures has been also investigated and considered in the other studies [6] [7] [8] [9] . Recently such approach to form p-n junctions using argon ions treatment has been also demonstrated for
GaAs [10] .
In [7] an attempt of analysis of the mechanisms of inverse p-n junctions has been made. In particularly, the kick-out mechanism was considered as an explanation of the acceptor loss only but cannot account for the occurrence of a donor ("can only explain the loss of an acceptor but cannot demonstrate the occurrence of a donor" [7] ). However, such statement seems to be erroneous. This erroneous assertion has been verbatim et literatim repeated in a number of further studies, including treatises [8] [9] . As a matter of fact, the loss of acceptors in a local area of a system, those which have donors and acceptors in equal quantity implies the occurrence of additional donors in the system. In fact, for the occurrence of p-n junctions (i.e., a boundary between the p-and n-areas) it is merely enough to decrease the concentration of acceptors in a local area to a value lower than that of donors one. In accordance with the kick-out mechanism this occurs at the relocation of acceptors from the irradiated surface of a sample to its reverse surface. Therefore, there is no necessity for the additional donors occur. The same situation occurs when one wants to withdraw a balance from the equilibrium; he not only decreases the weight of one scale pan but also increases the weight of another. Basing on this new phenomenon of fast, low-temperature redistribution of impurities in a semiconductor, novel technique of forming p-n junctions in silicon has been elaborated. The technique provides easy, cheap, low-temperature, environmental friendly process of production of solar cells and other semiconductor devices , for example X-ray detectors, in which deep p-n junctions (>> 1 μm) are used [11] [12] . This makes it possible to replace the widely used practice of maintaining p-n junctions by technologies based on elevated temperature, those which involve energy-expansive and toxic processes [2] . Due to physical nature and characteristics of generation of an inverse p-n junction, easier and more efficient techniques in the production of semiconductor devices are applicable thus achieving fabrication technology, which involves the formation of two-dimensional (flat) p-n junctions over a large area that is necessary for solar cells and similar devices.
GaAs/Ge/Si Substrates for III-V Solar Cells
The development of solar cells (SCs) based on III-V on Si substrates will provide:
1) A change of expensive germanium and GaAs substrates over convenient Si ones, those which are readily available due to high-scale production;
2) Production III-V/Si SCs of up to 300 mm (and even more) in diameter that will allow to get rid of concentrators; To improve the structural quality of GaAs/Si layers the best results formerly were obtained with the use of the thick graded GeSi buffer layers of 10 µm thickness.
The TDD in Ge layers grown by this technique is 2 × 10 6 cm −2 [16] . The suggested technique employs ultimately thick gradient buffer. Therefore, due to application of this tool heteroepitaxial process maximally approaches to homoepitaxial one. i.e., it becomes possible to carry out the growth of the same substance with a minor difference of admixture composition by maintaining those conditions of the layer growth, under which a minimum difference of the composition takes place and, consequently, lattice parameters of each sequentially grown layer differ minimally as well.
Herewith, an opposite approach is also known: graphoepitaxy or oriented upgrowing of a layer on amorphous substrate with graphically settled symmetric micro-patterns at complete mismatching between lattice parameters of the epi-taxy partners. Graphoepitaxy can be considered as a marginal example of this approach. In graphoepitaxy the epitaxially oriented layer is growing at completely structureless (amorphous) substrate with graphically settled symmetric pattern. Graphoepitaxy as a phenomenon, as well as a technique of synthesis of an oriented layer on any substrate has been discovered in Russia by N.N. Sheftal together with one of the authors of the present paper [17] [18] . Six years later, this phenomenon became an object of a considerable interest in the other countries [19] [20] [21] [22] . With the purpose to improve quality of the graphoepitaxial layers a variety of tools were usually used: application of surfactants, growth at high supersaturation (overcooling) of the crystallization media, etc. For example, the use of surfactants in graphoepitaxy of NH 4 J from aqueous solution on structureless substrates has shown to be an effective tool to improve quality of the epitaxial film: a simple addition of a diluted soap solution to NH 4 J aqueous solution resulted in the change of width to height ratio for the graphoepitaxial islands more than 100 times [17] . Such tools were used also in our studies to solve the problem stated above, i.e. to ensure high perfection of the heteroepitaxial Ge layer at its minimal thickness when grown by the HW-CVD on Si substrates.
In the beginning, Ge layers of 200 nm were grown on two-inch epi-ready (100) as well as on Si substrates misoriented from the (100) singular plane to (110) by 5˚ with an epi-ready surface. After degreasing, the substrate was annealed at a high temperature (1200˚C) in the growth chamber for 10 min to remove oxides. The substrate was then cooled to 1000˚C, and Si buffer layer was deposited from the sublimation source. Then, to grow Ge layers, the substrate was cooled to 350˚C, the tantalum strip was heated to 1400˚C, and the growth chamber was filled with germane (GeH 4 ) to 4 × 10 −4 Torr pressure, which was maintained constant during the layer growth using a gas-leaking system. GeH 4 was decomposed on the "hot wire" and Ge layer was deposited on Si substrate. Apparently, atomic hydrogen played a role of the surfactant. Such conditions ensured sufficiently high growth rate of the Ge layer (0.5 -0.7 µm/hour) and also contributed to the high crystalline perfection and surface smoothness of the layer. The surface of the Ge-on-Si (100) layers showed a stepped morphology that provides an evidence of a laminar mechanism of the growth. The root-mean-square surface roughness (RMS) surface roughness was found to be <0.5 nm that is competitive to the best one achieved so far. Surface of Ge-on-Si (100) layers showed a stepped morphology that provides an evidence of a laminar mechanism of the growth. The root-mean-square surface roughness (RMS) was found to be <0.5 nm that is competitive to the best one achieved so far. The density of etch pits, which was identified with the density of TDD (Figure 3(a) ) was found to be 1·10 5 сm −2 being two orders of magnitude lower than that in Ge layers grown in the other studies [23] [24].
During the second stage, the grown 2-inch Ge/Si structures were placed into the chamber of AIX 200RF Aixtron system. Prior to epitaxial growth of GaAs layer, the Ge/Si substrate was subjected to annealing in hydrogen at T = 750˚C for 10 minutes in order to remove the oxide from Ge surface. Then, mirror- . This is significantly lower than the values for GaAs layers obtained by other methods using GeSi [24] , InAlAs [25] and InGaAs [26] buffer layers on Si substrates.
The RMS value of surface roughness GaAs layers was less than 1 nm ( Figure   5 (b)) that is also competitive to the best achievements worldwide, in particular to GaAs layers on Si (100) substrate with Ge buffer layer described in [24] .
Interdiffusion of Ge and As on Ge-GaAs heteroboundary seems to be an important problem hindering the device application of GaAs/Ge/Si heterostructures. This phenomenon leads to formation of uncontrollable p-n junctions disturbing operation of various electronic devices. Thin AlAs layers situated in the area of GaAs/Ge heteroboundary can be used as a diffusion barrier for the interdiffusion. In present study the effect of such AlAs layers of 10 -500 nm thickness on Ge and as interdiffusion has been studied. Photoluminescence properties of the upper GaAs layer of GaAs/AlAs/Ge/Si (100) substrate were also investigated.
Layer-by-layer SIMS analysis of the substrates has shown that the AlAs layer prevented Ge diffusion to GaAs layer that was in agreement with the other studies. Photoluminescence spectra of GaAs/Ge/Si (1) substrates with single (2) and double AlAs (3) insertions are shown in Figure 5 (c).
The spectra illustrate that insertion of thin AlAs interlayers into GaAs led to the increase of photoluminescence intensity of the upper GaAs layer that is an evidence of improvement of its structural perfection. PL maps for the epitaxial GaAs/Ge/Si substrates ( Figure 5(d) ) provide an evidence for high uniformity of developed GaAs/Ge/Si epitaxial substrate.
Therefore, the developed GaAs/Ge/Si epitaxial substrates with a thin (200 nm) on Si, Ge and GaAs substrates. The deposition was carried out followed by a routine chemical treatment. Properties of the films were investigated using ellipsometry, scanning electron microscopy and X-ray diffractometry.
Scanning electron microscopy studies were used for determination of the films porosity. On the samples of 5 -6 cm 2 square the pores with diameter exceeding 1 μm were absent. For comparison, it is noticeable that in low temperature pyrolytic SiO 2 oxides an average porosity has been found to be in the range
. Therefore, considering the porosity of ZrO 2 and fianite films obtained, these films are, at least, in one and a half order of magnitude better than those of SiO 2 on Ge substrates.
Density, surface roughness, as well as thickness of the films were also measured using X-ray studies. In our experiments the incident and reflected beams of the monochrome X-ray radiation beams form small angles adjacent to the sur- 
Conclusions
At the moment solar cells have two significant drawbacks-high price and low efficiency. In this paper, we have considered some new ways to solve these problems for Si and III-V/Si solar cells:
1) New simple, energy-saving low-temperate, comparatively cheap and ecologically-friendly process of forming p-n junctions was elaborated for production of Si-based SCs. The process is based on the new effect of rapid redistribution of impurities in Si by irradiation of the sample by low energy (1 ÷ 50 keV)
ions (for example Ar+) at low temperatures (<60˚C).
2) New GaAs/Ge/Si epitaxial substrates with thin Ge buffer layer featuring with (1 − 2) × 10 5 cm −2 TDD in GaAs layer. Thin Ge buffer layer (200 nm) was obtained by HW-CVD and GaAs layer of 1 µm thick was grown by MOCVD.
High crystal perfection, low surface roughness (less than 1 nm) and good photoluminescence properties along with high uniformity of the layer were demonstrated. The use of such substrates will actually reduce the cost of III-V/Si-based SCs to the level of silicon ones at significant improvement of its operational characteristics.
3) The conditions for growth of thin mirror-flat, homogeneous YSZ films on 
